TY  - GEN
AU  - Dandamudi, Sivarama P.
TI  - Guide to RISC Processors: For Programmers and Engineers
SN  - 9788181286635
U1  - 004.3 DAN 
PY  - 2005///
CY  - New Delhi
PB  - Springer (India) Private Limited
KW  - Microprocessors-Programming
KW  - Computer Network Architectures
KW  - Computer Science
N2  - Recently, there has been a trend toward processors based on the RISC (Reduced Instruction Set Computer) design. This is an accessible and all-encompassing compendium on RISC processors, introducing five of them: MIPS, SPARC, PowerPC, ARM, and Intel's 64-bit Itanium. Initial chapters explain differences between the CISC and RISC designs, and the core RISC design principles are clearly discussed. Later chapters provide instruction on MIPS assembly language programming, so that readers can readily learn the concepts and principles introduced earlier. Professionals, programmers, and students in computer architecture and programming courses will find the guide an essential resource
ER  -